debug-tb

Debug SystemVerilog testbench failures in the SVC project. Use when a testbench fails (make <module>